

# **VME-RDK** System On Programmable Chip

**VME BUS Master/Slave Back End** 

### **Overview**


The GEB-VME board has the target to make available at low cost the resources to build a fast prototype of a VME master/slave/controller subsystems. The modularity of the resources, hardware in the board, firmware in the NIOS code and IP blocks, written in VHDL language, allow composing with **many types of applications with a low effort**.



## The Two pieces solution

With the standard VME size of 233x160mm the application board will be built using two pieces solution composed by semi-boards. The first one is the GEB-VME, wide about 233x60mm shown on the right side of the

figures who carries the Fpga that host VME IP and related logic, VME its the Drivers/Receivers, the SdRam and some ancillary logic, including a switching power supply, able to generate onboard 3.3V when it isn't available on the P0 connector. The GEB-VME also hosts an expansion connector (J4) and space for four smalls brackets needed to vigorously join into it to the second piece of the "Front End" board. An example of Front End Board is shown on the left side of the figure and has a size of about 233x100mm. The Fpga I/O signals,( about 44), are carried out from the GEB-VME P4 connector, a 100 way 1.27mm connector. The front-end board must be designed by customer to meet their own application will host the interface logic, controllers of simples level translator needed to establish the correct electrical and logical protocols required from external peripherals.



The current VME IP and NIOS firmware supports A32D32 master/slave cycles, interrupt handler, interrupter and SysCon. The related firmware (Monitor), running on NIOSII, allows the user to start all kind of buses cycles and some macro commands, such as memory test, using RS232 or USB data link.

#### **VME IP Architecture**

The IP Architecture allows the user to build many VME board structures. Building the user system is very simple: the local IP Bus is compliant to the Altera SOPC/QSYS specifications, allowing the users to make the FPGA subsystem using the Altera tools. The TLB Master Block allows the address translation from a local

address to a Vme address, using an addressing space of up to six different VME addresses. The TLB Slave Block allows the translation from a max of six Vme addresses to a local address. A special addressing space, configurable at compilation time allows the programming of slave TLB from VME bus, opening the internal registers, including TLB Master and SGDMA, to be programmed by standard VME cycles. Some test registers allow access to all VME space without programming the master TLB, simplifying the access to VME resources during debug and test operations.

One of the External Bus I/F available is the SMILE (Switch Matrix Interfaces Logic Extensions) block. This allows the routing to many resources, starting from a programmable bus interface (an IP called IOBUS), up to standard peripherals controllers, such as UART, input FIFO, output FIFO, I2C, SPI and so on. Both the IOBUS and the peripherals have been available through the Fpga Pins on the J4 connectors. About 44 LVTTL signals have been available; all of them can be routed to the IP hosted in the FPGA through the SMILE switch matrix. The SMILE control file is needed to obtain the customized I/O configuration, it can be generated using the WEB tools [\*1]. This control file could be applied by local NIOS firmware or by another host, resident on VME bus, using the VME slave port.

			1		Ň,
					v3.7
Make&Save	Board View	Download	Register	) (Help	və.7
		E Master/S	lave A32D32		
	LOED				
		Active IP blo			
00	PIO#0:100	NIOSII	VME-MS32	PIO#2:107	1023
D1	PIO#0:IO1	DRAM	DMA#0	PIO#3:100	1024
02	PIO#0:102	PIO#0	PIO#1	PIO#3:IO1	1025
03	PIO#0:IO3	PIO#2	PIO#3	PIO#3:102	1026
D4	PIO#0:IO4	PIO#4	SPI#0	PIO#3:103	1027
D5	PIO#0:105			PIO#3:104	1028
D6	PIO#0:108	UART#0	UART#1	PIO#3:105	1029
07	PIO#0:107	12C#0		PIO#3:106	1030
D8	PIO#1:100			PIO#3:107	1031
09	PIO#1:IO1	Available I	P blocks	PIO#4:100	1032
D10	PIO#1:102			PIO#4:IO1	1033
D11	PIO#1:103	SPI#1	SPI#2	PIO#4:102	1034
D12	PIO#1:IO4	SPI#3	UART#2	PIO#4:103	1035
D13	PIO#1:105	UART#3	IFIFO#0	PIO#4:104	1036
014	PIO#1:106	IFIFO#1	LIFIFO#2	PIO#4:105	1037
D15	PIO#1:107			PIO#4:106	1038
D16	PIO#2:100	IFIFO#3	OFIFO#0	PIO#4:107	1039
D17	PIO#2:IO1	OFIFO#1	OFIFO#2	12C#0:SCL	1040
018	DI0#2402	OFIFO#2	BUS#0	UART#0:RX	Rx1-232

SMILE by, monoin

FEWE

Different custom versions of external interface for specific application can be developed by GEB or by user, using Altera's tools, such as QuartusII and SOPC Builder or QSYS.

#### *VME Compliance Levels*

Features	Compliances	
A32,A24,A16 Addressing Spaces	Supported	
D32,D16,D8E,D8O Data Transfer	Supported	
Master/Slave Block Transfer D64, D32, D16	Supported by hardware (Optional IP version)	
Interrupter, Interrupt handler	Supported	
System Controller & autodetect	Supported	
Geographic Address	Supported	

Features	Compliances
Master/Slave cycle with user AM	Supported
Configuration Space	ANSI/VITA 1-1994 supported. customizable to other non standards
User non stand. bus signal	Supported (customizable)
ANSI/VITA 23-1998 (VME64xP) CBLT e MCST cycles	Unsupported
ANSI VITA 1.5-1999 & VME64X 2eVME 2eSST cycles	Unsupported

# **Ordering Information**

The main existing boards and IP configuration are listed below, others combinations are in the other specific datasheet or can be created according to the customer requirements.

Product	GEB Code	Description
Name		
VME-N-A32D32	111120A7	Master/Slave Srinked Board, 2xRS232 (Hardware Only) without GEB Front [*2].
Notes		

- [\*1]: FEWE is the Fpga Easy Web Editor, demo is currently available at:
- http://www.geb-enterprise.com/Hidden Pages/Fpga System Edit and Configure.html
- [\*2]: The partnumber includes license of caming so on FEWE and of the all VME SMILE Templates.



GEB Enterprise S.r.I. General Electronics Business Via Rocca di Papa, 21 –00179 Roma, Italy Phone: 06 7827464 Fax: 06 7806894 Email: info@geb-enterprise.com Web: www.geb-enterprise.com GEB Enterprise S.r.l. reserves the right to make changes in design or specification at any time without notice. Document Rev. 0.7.0, Printed 24-11-2015 ©2008 GEB-Enterprise s.r.l.

All brand names or product names mentioned are trademarks or registered trademarks of their respective owners